SERVICE MANUAL 1571 DISK DRIVE

Preliminary

OCTOBER 1986

PN-314002-04

Commodore Business Machines, Inc.

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no expressed or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to quality and accuracy is with the user. Commodore shall not be liable for any consequential or incidental damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without expressed permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright © 1986 by Commodore Electronics Limited. All rights reserved.

TABLE OF CONTENTS

TLE PA	\GE
PECIFICATIONS	1
RODUCT PARTS LIST	2
EMORY MAP	3
ATE ARRAY CIRCUIT THEORY	4
ATE ARRAY BLOCK DIAGRAM	6
PIN ASSIGNMENTS	8
ETAIL PARTS LIST	17
OARD LAYOUT	18
CHEMATIC	19

SPECIFICATIONS

COMMODORE 1571

DISK DRIVE

GENERAL FEATURES

- 5¼" Floppy Disk Drive
- Supports Fast Data Transfer Rates
- Two Serial Ports for Adding Peripherals
- Software Disk Format Selectable
- Comes with Serial and Power Cables
- Compatible with Commodore 128, Commodore 64, and Plus/4 Computers

SYSTEM FEATURES

- Built-in 6502 Microprocessor
- 2K RAM
- 32K ROM
- Built in DOS
- Program Load Transfer Rates
 - 300 cps under C64 Control
 - 5200 cps Max under C128 Control (Burst Rate)
 - 5200 cps Max under CP/M® Control (Burst Rate)

MEDIA CHARACTERISTICS

- Commodore Standard (GCR)
- Double Sided/Single Density
- 350K Storage Capacity (Formatted)
- Compatible with 1541 Disk Drive
- Supports Program, Sequential, Relative and User Files
- CP/M® Compatible (MFM)
- Single or Double Sided/Double Density Formats
- Up to 410K Storage Capacity (Formatted)
- Read/Write Compatible with Kaypro,® Osborne,® IBM,® CP/M 86, Epson® QX-10 and Numerous Other Formats
- Supports Most CP/M[®] Files

INPUTS/OUTPUTS

- Two Serial Ports
- Power Connector

POWER REQUIREMENTS

• 117 Volts Ac, 60 Hz, Less than 25 Watts

Specifications subject to change without notice.

CP/M is a registered trademark of Digital Research, Inc.

KayPro is a registered trademark of Kaypro, Inc.

Osborne is a registered trademark of Osborne Computer Corporation.

IBM is a registered trademark of International Business Machines Corp.

Epson is a registered trademark of Epson Corporation.

PARTS LIST 1571

PLEASE NOTE: Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C".

TOP CASE ASSY

Top	Case	С	3	10	50	8-	0	1

BOTTOM CASE ASSY


Bottom Case	C 310509-01
PCB Assembly	C 310420-01
Power Supply Assembly	C 250772-01
Drive Assembly — Newtronics	C 252083-01
Drive Assembly - Alps	C 252092-01
PCB Shield	C 252069-01
PCB Insulation Sheet	C 252070-01

FRONT CASE ASSEMBLY

Front Bezel - Alps	C 252086-01
Front Bezel — Newtronics	C 310507-01
Disk Eject Lever	C 252050-01
LED Assembly	C 250754-04
LED Clip	C 252013-01
Nameplate	C 310411-01

ACCESSORIES

Users Manual	C 252095-01
Demo Disk	C 252093-01
Power Cord	C 252164-01 sub:
	C 903508-04
6-Pin Din Cable	C 252159-01 sub:
	C 1540027-01



*ONLY 2K OF RAM SPACE AVAILABLE IN THE 1571
ADDRESS DECODING IS ACCOMPLISHED BY THE 64H157 GATE ARRAY.


20 PIN GATE ARRAY 1541B AND 1571

The 20 pin gate array used in the 1541B and 1571 disk drives is designed to work in conjunction with the 40/42 pin gate array also used in these drives. As illustrated in the block diagram, this I.C. controls 3 operations:

Address Selector The function of the address selector is to produce ROM, RAM and I/O chip select signals by decoding the addresses A10, A12, A13, A14 and A15. The system clocks are not gated with the address lines in this I.C. All chip select outputs are ACTIVE LOW.

Address decode Map:	RAME	0000 - 0FFF
•	102	1000 — 1FFF
	CS1	2000 — 3FFF
	101	1800 — 1BFF
	CS2	4000 - 7FFF
	ROME	COOO - FFFF


Saddle Canceler This correction signal is generated during the period that the data pattern is two consecutive zeros. With the Commodore GCR type recording format, a problem occurs in the waveform of the read signal. In the worst case pattern of 1001, a saddle condition will occur as illustrated below.



The worst case saddle will occur in tracks 31 to 35 and if not compensated for, will result in a read error. In the original 1541 drives, a one-shot was used to correct the condition; however, in this gate array it is corrected digitally.

The data output line, pin 19, of the R/W Hybrid's data comparitor is fed to the data input line, pin 3, of this gate array.

The data is then compared with the last data value which has been latched by the gate array, 2.6μ S after the rising or falling edge of the data line. If the current data value differs from the previous data value, the clear line is set to a high level for a duration of 63nS. If the values are the same, the clear line is not set.




It takes 2.56 to $2.62\mu S$ to cancel the saddle. If the saddle should be longer than this length of time, the saddle can not be corrected and will result in a read error. Also, if the time for correcting the saddle is set for a longer time interval, the clear signal will not be set when the data is equal to 11. Therefore, approximately $2.6\mu S$ the most suitable time setting for saddle correction.


Note: The minimum bit rate for tracks 1-17 is equal to 2.6 μ sec. If this time should become less due to motor speed, the SYNC signal cannot be recognized on the outer tracks resulting in error.

Motor Speed Compensator (PLL)

This gate array detects the motor speed and generates an internal data sampling clock signal that matches with the motor speed. (See below)




When the SYNC signal goes to the low level, the LOCK signal goes false and the sampling clock is switched to the internal clock signal of the gate array. Once the PLL has sampled the data one's, the LOCK signal will go high to indicate that the output of the PLL is valid. If the PLL cannot lock on, the internal clock signal will be used and the LOCK signal will remain at the low level. This can occur when the stepper is still moving or the spindle motor is not up to speed yet. In short, this allows the reading of data independent of motor speed within the lock on limits of the PLL.




The 1571 runs on the SYSTEM CLOCK and does not implement the LOCK signal.


251829 BLOCK DIAGRAM 20 PIN GATE ARRAY FOR 1541B/1571



251828 BLOCK DIAGRAM 40/42 PIN GATE ARRAY FOR 1541B/1571



40/42 PIN GATE ARRAY



40 PIN	42 PIN	DESC	FUNCTION
1	1	TEST	Input used in design verification.
2-9	2-9	YB0-YB7	Data input/output lines for read/write operation.
10	10	Vss	Ground.
11,12	11,12	STP0,STP1	Input to stepper driver.
13	13	MTR	Control line used to activate the stepper motor.
14	14	Α	Write protect input. Indicates disk is write protected.
15,16	15,16	DS0,DS1	Inputs used to produce the binary count for the frequency divide ratio.
17	17	SYNC	Sync output.
18	18	TED	A low input clears the BYTE line in 2 MHz mode. A high sets 1541 mode.
19	19	OE	Input to read/write block to set mode. O for Write, 1 for Read.
20	20	ACCL	Input select line for the CPU clock. 0 for 1541 - 1 MHz, 1 for 1571 - 2 MHz.
XX	21,22		N/C
21	23	OSC	16 MHz clock input.
22	24	ATNA	Attention acknowledge input.
23	25	ATNI	Attention line input from serial bus.
24	26	ATN	Attention data input from serial bus.
25-28	27-30	Y0-Y3	Control output lines for the 4 phases of the stepper motor.
29	31	XRW	RAM write enable output.
30	32	Vcc	+ 5VDC.
31	33	CLR	High input when the read data is logical 1.
32	34	P11	Input from the 20 pin gate array. Clock compensation.
33	35	LOCK	Indicates the PLL LOCK status. When logical 1, PLL is locked. When 0, the internal clock is used for sampling data.
34	36	R/W	R/W select input.
35,36	37,38	Q,Qx	Write pulse outputs.
37	39	CK	Clock select output — 1 or 2 MHz.
38	40	В	Write enable output.
39	41	SOE	Enable byte input.
40	42	BYTE	Data latched output.


WD1770/1772 5-1/4"FLOPPY DISK CONTROLLER/FORMATTER

PIN ASSIGNMENT

ı			1
cs –	1	28	-INTRQ
R/W-	2	27	-DRQ
A0-	3	26	– DDEN
A1-	4	25	-WPRT
DALO-	5	24	− ΙΡ
DAL1	6	23	-TR00
DAL2-	7	22	_WD
DAL3-	8	21	–WG
DAL4-	9	20	−MO
DAL5	10	19	–RD
DAL6-	11	18	-CLK
DAL7	12	17	-DIRC
MR-	13	16	-STEP
GND-	14	15	−Vcc
			l


1	CS	CHIP SELECT	A logic low on this input selects the chip and enable Host communication with the device.
2	R/W	READ/WRITE	A logic high on this input controls the placement of data on the D0-D7 lines from a selected register, while a logic low causes a write operation to a selected register.
3,4	A0,A1	ADDRESS 0,1	These two inputs select a register to Read/Write data: CS A1 A0 R/W = 1 R/W = 0 0 0 0 Status Reg Command Reg 0 0 1 Track Reg Track Reg 0 1 0 Sector Reg Sector Reg 0 1 1 Data Reg Data Reg
5-12	DALO-DAL7	DATA ACCESS LINES 0 THRU 7	Eight bit bidirectional bus used for transfer of data, control, or status. This bus is enabled by CS and R/W. Each line will drive one TTL load.
13	MR	MASTER RESET	A logic low pulse on this line resets the device and initializes the status register (internal pull-up).
14	GND	GROUND	Ground.
15	Vcc	POWER SUPPLY	$+5V \pm 5\%$ power supply input.
16	STEP	STEP	The Step output contains a pulse for each step of the drive's RW head. The WD1770 and WD1772 offer different step rates.
17	DIRC	DIRECTION	The Direction output is high when stepping in towards the center of the diskette, and low when stepping out.
18	CLK	CLOCK	This input requires a free-running 50% duty cycle clock (for internal timing) at 8 MHZ $\pm1\%$.
19	RD	READ DATA	This active low input is the raw data line containing both clock and data pulses from the drive.
20	МО	MOTOR ON	Active high output used to enable the spindle motor prior to read, write or stepping operations.
21	WG	WRITE GATE	This output is made valid prior to writing on the diskette.
22	WD	WRITE DATA	FM or MFM clock and data pulses are placed on this line to be written on the diskette.
23	TROO	TRACK00	This active low input informs the WD1770 that the drive's R/W heads are positioned over Track zero (internal pull-up).
24	IP	INDEX PULSE	This active low input informs the WD1770 when the physical index hole has been encountered on the diskette (internal pull-up).
25	WPRT	WRITE PROTECT	This input is sampled whenever a Write Command is received. A logic low on this line will prevent any Write Command from executing (internal pull-up).
26	DDEN	DOUBLE DENSITY ENABLE	This input pin selects either single (FM) or double (MFM) density. When DDEN = 0, double density is selected (internal pull-up).
27	DRQ	DATA REQUEST	This Active high output indicates that the data register is full (on a READ) or empty (on a Write operation).
28	INTRQ	INTERRUPT REQUEST	This Active high output is set at the completion of any command or reset or read of the status register.

6502 MICROPROCESSOR



6522 VERSATILE INTERFACE ADAPTOR (VIA)


PIN ASSIGNMENT




Vss	Ground.
PÃO-PA7	Peripheral I/O Port A.
PBO-PB7	Peripheral I/O Port B.
CB1, CB2	Peripheral B Control Lines.
VCC	+ 5VDC.
IRQ	Interrupt Request.
R/W	Read/Write.
CS1, CS2	Chip Select.
φ2	Phase 2 Internal Clock.
D0-D7	Data Bus
RES	Reset Input, Low Active.
RSO-RS3	Register Select Inputs.
CA1, CA2	Peripheral A Control Lines.
	PB0-PB7 CB1, CB2 VCC IRQ R/W CS1, CS2 φ2 D0-D7 RES RS0-RS3

T520 VOLTAGE DETECTOR I.C.

PIN CONFIGURATION



EQUIVALENT CIRCUIT



6526/8520 COMPLEX INTERFACE ADAPTOR

PIN ASSIGNMENT		т	1 2-9	VSS PAO-PA7	Ground Connection. Parallel port A signals. Bidirectional parallel		
		_			port.		
Ī					10-17	PBO-PB7	Parallel port B signals. Bidirectional parallel
VSS-	1		40	-CNT			port.
PAO-	2		39	-SP	18	PC	Handshake output. A low pulse is generated
PA1-	3		38	RS0			after a read or write on port B.
PA2-	4		37	-RS1	19	TOD	Time of day clock input. Programmable 50hz
PA3-	5		36	RS2	20	V00	or 60hz input.
PA4	6		35	_RS3	20	VCC	5VDC input.
					21	IRQ	Interrupt output to microprocessor.
PA5	7		34	—RES	22	R/W	READ/WRITE input from microprocessor's R/W output.
PA6-	8	6526/	33	⊢DB0	23	cs	Chip select input. A low pulse will activate
PA7-	9	8520	32	–DB1	23	CS	CIA.
PBO-	10	CIA	31	-DB2	24	FLAG	Negative-edge sensitive interrupt input. Can
PB1			30	-DB3			be used as a handshake line for either parallel
PB2			29	-DB4			port.
PB3	13		28	-DB5	25	φ2	ϕ 2 clock input.
			27	-DB6	26-33	DB0-DB7	Bidirectional data bus.
PB4				1	34	RES	Low active reset input. Initializes CIA.
PB5-			26	⊢DB7	35-38	RSO-RS3	Register select inputs. Used to select all inter-
PB6-	16		25	$-\underline{\phi2}$			nal registers for communications with the
PB7-	17		24				parallel ports, time of day clock, and serial
PC-	18		23	– CS	00	0.0	port (SP).
TOD-	19		22	R/W	39	SP	Serial Port bidirectional connection. An inter-
VCC-			21	—ĪRQ			nal shift register converts microprocessor parallel data into serial data, and visa-versa.
V C C —	20				40	CNT	Count input. Internal timers can count pulses
•				_	40	CIVI	applied to this input. It is used for frequency dependent operations.


23256 32K X 8 ROM

PIN ASSIGNMENT

1 2-10.	VPP	5VDC.
21, 23-27	A0-A14	Address Bus Inputs
11-13, 15-19	D0-D7	Data Outputs.
14	GND	Ground.
20	CS ₂	Chip Select.
22	CS ₁ , CE	Output Enable.
28	VCC	5VDC Input.


2016 2K X 8 STATIC RAM

PIN ASSIGNMENT



1-8,		
19, 22	A0-A10	Address Bus Inputs.
23		
9-11,	1/00-1/07	Common Data Input/Output Lines.
13-17		
12	Vss	Ground.
18	CS	Chip Select Enable, Low Active.
20	OE	Output Enable, Low Active.
21	WE	Write (Input) Enable, Low Active.
24	VCC	5VDC Input.


Functional Diagram




COMMON I.C.'S PIN ASSIGNMENTS AND LOGIC

7406
HEX INVERTER BUFFER/DRIVER (OPEN COLLECTOR)





LOGIC DIAGRAM




TRUTH TABLE

INPUT	OUTPUT
Α	Υ
H	H


H = HIGH voltage level L = LOW voltage level

7407 HEX BUFFER/DRIVER (OPEN COLLECTOR)

PIN ASSIGNMENT



LOGIC DIAGRAM




TRUTH TABLE

INPUT	OUTPUT
Α	Y
HL	H


H = HIGH voltage level L = LOW voltage level

7414 • 74LS14 • 74F14 HEX INVERTER SCHMITT TRIGGER

PIN ASSIGNMENT



LOGIC DIAGRAM




TRUTH TABLE

INPUT	OUTPUT
Α	Y
0 1	1 0


H = HIGH voltage levelL = LOW voltage level

7432 • 74S32 • 74LS32 • 74F32 **QUAD 2-INPUT OR GATE**

PIN ASSIGNMENT



LOGIC DIAGRAM




TRUTH TABLE

INP	UTS	OUTPUT
A	В	Υ
L	L	L
L	Н	н
н	L	н
Н	н	н


H = HIGH voltage level L = LOW voltage level

7474 • 74S74 • 74LS74 • 74F74 **DUAL D-TYPE FLIP FLOP (POSITIVE EDGE TRIGGERED)**

PIN ASSIGNMENT



LOGIC DIAGRAM



TRUTH TABLE

OPERATING MODE		INPUTS				OUTPUTS	
OPERATING MODE	ŜD	R̄ _D	CP	D	Q	ā	
Asynchronous Set	L	Н	Х	Х	Н	L	
Asynchronous Reset (Clear)	Н	L	х	×	L	н	
Undetermined ^(a)	L	L	x	х	Н	Н	
Load "1" (Set)	н	н	1	h	Н	L	
Load "0" (Reset)	Н	Н	1	1	L	н	

H = HIGH voltage level steady state.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state. I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.


X = Don't care. 1 = LOW-to-HIGH clock transition.

NOTE

(a) Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.


74123 • 74LS123 **DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR**

PIN ASSIGNMENT



LOGIC DIAGRAM

15



TRUTH TABLE

	INPUTS			OUTPUTS		
R _D	Ā	В	Q	ā		
L	Х	X	L	Н		
X	н	X	L	н		
X	Х	L	L	н		
Н	L	1		7		
Н		н		7		
1	L	н		7		

H = HIGH voltage level

= One HIGH-level pulse
= One LOW-level pulse L = LOW voltage level


X = Don't care

1 = LOW-to-HIGH transition


I = HIGH-to-LOW transition

74175 • 74LS175 • 74F175 **QUAD D-TYPE FLIP FLOP**

PIN ASSIGNMENT



LOGIC DIAGRAM




TRUTH TABLE

OPERATING MODE		INPUTS		OUT	PUTS
OPERATING MODE	MR	СР	D _n	Qn	_ ā,
Reset (clear)	L	Х	Х	L	Н
Load "1"	Н	1	h	Н	L
Load "0"	Н	1	l i	L	Н


- H = HIGH voltage level steady state.
 h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level steady state.
- I = LOW voltage level one setup time prior to the LOWto-HIGH clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH clock transition.

74LS241 • 74F241 **OCTAL BUFFER, TRI-STATE**

PIN ASSIGNMENT



LOGIC DIAGRAM




TRUTH TABLE

	INF	OUTPUTS			
ŌĒ,	l _a	OE	I _b	Ya	Y _b
L	L	Н	L	L	L
L	н	н	Н	Н	Н
Н	Х	L	X	(Z)	(Z)

- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- (Z) = HIGH impedance (off) state

74LS266 QUAD 2-INPUT EXCLUSIVE NOR GATE (OPEN COLLECTOR)

PIN ASSIGNMENT



LOGIC DIAGRAM

$\begin{array}{c} 1 \\ 2 \\ \hline \end{array} \begin{array}{c} A \\ \hline \end{array} \begin{array}{c} Y \\ \hline \end{array} \begin{array}{c} 3 \\ \hline \end{array}$	
6 A 5 B	
8 A B Y 10)
13 A 12 B	ı

TRUTH TABLE

INF	OUTPUT	
A	В	Υ
L	L	Н
L	Н	L
н	L	L
н	Н	Н

H = HIGH voltage level

L = LOW voltage level

PARTS LIST PCB ASSEMBLY #310420

Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department, order part #314000-01. Unique or non-standard parts will be stocked by Commodore and are indicated on the parts list by a "C". Vendor Name and part number have been provided for your convenience in ordering custom or unique parts.

INTEGRATED CIRCUITS		RESISTORS (Continued)
U1 U2 U3 U4 U5 U6 U7 U8 U9 U10 U11 U12 U13 U14 U15	6502 CPU C 901435-01 23256 ROM C 310654-03 2016 RAM 200 NS 65SC22A VIA 2MHZ CMOS C 310653-01 Gate Array 20 Pin C 251829-01 Gate Array 40 Pin C 251828-01 R/W Hybrid C 251853-01 7406 65SC22A VIA 2MHZ C 310653-01 74LS74 WD 1770-00 Disk Control C 310651-01 sub: WD 1772 Disk Control C 310651-02 74F32 74LS266 7407 74LS14	R18, 19 47 R20 20K R21 4.7K R22 1K R23 390 R24 47 R25-28 2K R29 4.7K R30 15K R31 2K R32 4.7K R32 4.7K R33-35 2.7K R36-38 1K R39 43K R40 4.7K
U16	7406	CAPACITORS
U17 U18 U19 U20 U21 U22	74LS14 74LS175 74LS241 6526A CIA 2MHZ	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
TRANSISTORS		C29 Electrolytic 10μ F 25V C31 Electrolytic 1μ F 16V C32 Ceramic .01 μ F 50V
Q1 Q2,3	MPSU51 PNP 2SC1815 NPN	C33 Tantalium 1 _µ F 35V +/-10%
Q4 Q5 Q7	2SA673 PNP 2SC945 NPN sub: 2SC1685 R,S 2SC1815 NPN	MISCELLANEOUS EMI 1-4 Ferrite Bead EDI 7 Ferrite Poord
DIODES		FB1-7 Ferrite Bead L1 Coil Inductor 2.2μH L3 Coil Inductor 100μH
CR3-8 CR10 CR11	Signal 1N914 Signal 1N4002 Zener 3.3V	RP1 Resistor Pack 1K, 10Pin SW1 4 Pos Dip Switch C 252144-02 Y1 Crystal Module 16MHZ C 325566-01
		CONNECTORS
R1-3 R4 R5 R6 R7, 8 R9-11 R12 R13 R14, 15 R16, 17	47 4.7K 390 1/2W +/-5% 1.2K 1K 47K 150 390 2.7K 4.7K	CN1 CN2 CN3 CN4 CN5 CN6, 8 CN7 Header Assy, 4Pin (Molex 3022-04A, AMP 640098-4) Header Assy, Dual RT Angle 10Pin Header Assy, 3Pin (Molex 3022-03A, AMP 640098-3 Header Assy, 10Pin (Molex 3022-10A, AMP 1-640098-6 CN6, 8 CN7 Header Assy, 6Pin (Molex 3022-06A, AMP 640098-6 Connector, 6Pin Din, Shielded C252166-01 Header Assy, 3Pin (Molex 3022-03A, AMP 640098-3

PCB ASSEMBLY #310420 BOARD LAYOUT

